99 lines
5.7 KiB
C
99 lines
5.7 KiB
C
/*************************************************************************
|
|
* Copyright (C) 2019 by Justin Byers
|
|
*
|
|
* This file is part of clubdance_v2.
|
|
*
|
|
* clubdance_v2 is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* clubdance_v2 is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with clubdance_v2. If not, see <https://www.gnu.org/licenses/>.
|
|
*************************************************************************/
|
|
/**
|
|
* @file system.c
|
|
* @author Justin Byers
|
|
* @date 6 Aug 2019
|
|
* @brief Low-level hardware configuration bits.
|
|
*/
|
|
//#include "usb.h"
|
|
|
|
|
|
// PIC18F4550 Configuration Bit Settings
|
|
|
|
// 'C' source line config statements
|
|
|
|
// CONFIG1L
|
|
#pragma config PLLDIV = 3 // PLL Prescaler Selection bits (Divide by 3 (12 MHz oscillator input))
|
|
#pragma config CPUDIV = OSC4_PLL6// System Clock Postscaler Selection bits ([Primary Oscillator Src: /4][96 MHz PLL Src: /6])
|
|
#pragma config USBDIV = 2 // USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes from the 96 MHz PLL divided by 2)
|
|
|
|
// CONFIG1H
|
|
#pragma config FOSC = HS // Oscillator Selection bits (HS oscillator (HS))
|
|
#pragma config FCMEN = OFF // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
|
|
#pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
|
|
|
|
// CONFIG2L
|
|
#pragma config PWRT = OFF // Power-up Timer Enable bit (PWRT disabled)
|
|
#pragma config BOR = ON // Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled))
|
|
#pragma config BORV = 3 // Brown-out Reset Voltage bits (Minimum setting 2.05V)
|
|
#pragma config VREGEN = ON // USB Voltage Regulator Enable bit (USB voltage regulator enabled)
|
|
|
|
// CONFIG2H
|
|
#pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
|
|
#pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768)
|
|
|
|
// CONFIG3H
|
|
#pragma config CCP2MX = ON // CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
|
|
#pragma config PBADEN = ON // PORTB A/D Enable bit (PORTB<4:0> pins are configured as analog input channels on Reset)
|
|
#pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
|
|
#pragma config MCLRE = ON // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
|
|
|
|
// CONFIG4L
|
|
#pragma config STVREN = ON // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
|
|
#pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
|
|
#ifdef PIC18F4550
|
|
#pragma config ICPRT = OFF // Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
|
|
#endif
|
|
#pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
|
|
|
|
// CONFIG5L
|
|
#pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
|
|
#pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
|
|
#pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
|
|
#pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)
|
|
|
|
// CONFIG5H
|
|
#pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
|
|
#pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM is not code-protected)
|
|
|
|
// CONFIG6L
|
|
#pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
|
|
#pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
|
|
#pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
|
|
#pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)
|
|
|
|
// CONFIG6H
|
|
#pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
|
|
#pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
|
|
#pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM is not write-protected)
|
|
|
|
// CONFIG7L
|
|
#pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
|
|
#pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
|
|
#pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
|
|
#pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)
|
|
|
|
// CONFIG7H
|
|
#pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)
|
|
|
|
// #pragma config statements should precede project file includes.
|
|
// Use project enums instead of #define for ON and OFF.
|
|
|
|
#include <xc.h> |